All screenshots included in this manual are taken from SpyGlass as an iShell .. plugins may provide actions, if the user clicks on an object on the screen, e.g. Atrenta spyglass user guide pdf. Both the printer driver and application software are compressed. CMOS Memory Clearing Header JP1 This header. Using Atrenta Spyglass in GUI mode: For all the documentation of the spyglass, do “spydocviewer &” in the command promptof the unix machine.
|Published (Last):||10 July 2006|
|PDF File Size:||17.67 Mb|
|ePub File Size:||14.72 Mb|
|Price:||Free* [*Free Regsitration Required]|
The architect removed these power bugs by manually adding clock- gating cells at the cluster-level. We came up with a clever way to use Atrenta spyglass user guide to create a power model to analyze power consumption and optimize our programmable core design at the architectural level.
Our typical projects tend to run months. It’s part of our mainstream atrenta spyglass user guide flow, and all the evidence is that Spyglass Power will meet the spyglasa of our new designs, which will be up to 2. This opportunity to consider programmable architectures in terms of power consumption especially makes sense for compiler and hardware designers looking for power saving.
The register file was our greediest module. Sign up for the DeepChip newsletter. If we do not have simulation vectors, then Spyglass can work with default activity parameters to provide rough estimation.
We can extract a lot atrenta spyglass user guide different reports with Spyglass, such as what is clocked and what is not clocked; this helps to guide us in developing micro-architecture. Power figures for hierarchical modules There is a feature of Spyglass Power which gives you a graph of every activity in the design, allowing us to see the activity is for a particular block, even without actually doing any power computations.
The architect then runs Spyglass Power to find usef bugs. Spyglass Power looked at every single register and memory inside the block — there can be 10,’s of them — to see if it could gate them.
We wrote a C program to compile these individual power estimates, taking in account their duration, to create a power scorecard for the CPU. Next, we run Spyglass Power, using the simulation vectors. Spyglass has no problems with mixed language support. We’ve run a lot of correlations to assess for Spyglass’ power estimation accuracy.
At my company we have 2 primary types of Spyglass users: The memory power reduction comes from rules such as: Suffice to say, that is atrenta spyglass user guide precise enough to make design decisions for power reduction. Atrenta spyglass user guide are highly skilled designers who usually assume that a tool cannot do better than atrenta spyglass user guide can! Spyglass’ design flow integration allows our designers to focus on the results of the tool: This is a discussion.
Anything said here is just one engineer’s opinion. We work on advanced design technologies with industrial partners such as ST Microelectronics. We are looking at new design optimization techniques using the substrate, based on substrate polarization that changes, for example, the transistor power consumption and speed.
Our two main applications today are advanced telecom basebands and multi-processor SoC’s for computing. We have recently used Spyglass on two different chips; below I have 4 sample case studies of our power reduction results.
So far, we haven’t seen any serious problems. Read what EDA tool atrenta spyglass user guide really think. Our architect uses our internal RTL generator to atrenta spyglass user guide RTL code with a reconfigurable clusterized architecture; without doing any clock gating yet. First we run simulation vectors to functionally verify our design; we mostly design in VHDL, with some Verilog. We use it, it works. Our architects use Spyglass at the architectural level as follows: Spyglass’ sequential analysis and equivalence checking lets us test this.
I would estimate jser had a 2 months savings with it. However, for detailed power optimization during the RTL design phase, we need simulation vectors to get sufficient accuracy.
Spyglass Power for both architectural and RTL power reduction
We are a silicon conductor research institute. For every instruction and couple of instructions, we generated different simulation vectors. This was useful for power planning at SoC level during early design development phase SoC power architecture specification.
Power graph for architecture This was a situation where the Spyglass Power activity report showed that a cluster of the design that should have been in an idle state was active and drawing power when it shouldn’t have been. We input simulation vectors to Spyglass, to get power estimates. The other primary users of Spyglass power are our experts in low-power design.
Email in your dissenting letter and it’ll be published, too. Typically, this second stage includes optimizations focused on applying atrenta spyglass user guide sequential and formal techniques to reduce register and memory power.
The initial power reduction done by one of our best atrenta spyglass user guide designers. The tool is stable atrenta spyglass user guide we get same-day support. We are happy with Spyglass. He then did final analysis for clock-gating.
We intend, in the coming weeks, to use Spyglass Power for defining using its power estimation feature the right set of operating points voltage, frequency for our Dynamic Voltage and Frequency Scaling.
I would like to also thank Ahmed Jerraya and Erwan Piriou, who cooperated with me on this eval.